**TSPi Plan Summary: Form SUMP**

Name **基于android家谱树的设计与实现** Date  **2016/05/18**

Team  **Team 8**  Instructor  **张笑燕**

Part/Level  Cycle  **1**

|  |  |  |
| --- | --- | --- |
| **Product Size** | **Plan** | **Actual** |
| Requirements pages (SRS) | 100 | 28 |
| Other text pages | 60 | 45 |
| High-level design pages (SDS) | 150 | 23 |
| Base LOC (B) (measured) | 100 | 200 |
| Modified LOC (M) | 250 | 120 |
| Added LOC (A) | 1000 | 2000 |
| Reused LOC (R) | 200 | 300 |
| Total New and Changed LOC (N) | 1250 | 2120 |
| Total LOC (T) | 1300 | 3200 |
| Total new Reuse LOC | 300 | 420 |
| Estimated Object LOC (E) | 4000 | - |
| Upper Prediction Interval (70%) |  | - |
| Lower Prediction Interval (70%) |  | - |

|  |  |  |  |
| --- | --- | --- | --- |
| **Time in Phase (hours)** | **Plan** | **Actual** | **Actual %** |
| Management and miscellaneous | 5 | 10 |  |
| Launch | 5 | 6 |  |
| Strategy and planning | 10 | 12 |  |
| Requirements | 15 | 19 |  |
| System test plan | 2 | 5 |  |
| Requirements inspection | 2 | 16 |  |
| High-level design | 20 | 18 |  |
| Integration test plan | 3 | 3 |  |
| High-level design inspection | 4 | 7 |  |
| Implementation Planning | 2 | 3 |  |
| Detailed design | 20 | 26 |  |
| Detailed design review | 4 | 5 |  |
| Test development | 5 | 10 |  |
| Detailed design inspection | 4 | 5 |  |
| Code | 150 | 60 |  |
| Code review | 5 | 2 |  |
| Compile | 5 | 10 |  |
| Code inspection | 10 | 4 |  |
| Unit test | 3 | 3 |  |
| Build and integration | 3 |  |  |
| System test | 5 |  |  |
| Documentation | 4 |  |  |
| Postmortem | 3 |  |  |
| Total | 289 |  |  |
| Total Time UPI (70%) |  |  |  |
| Total Time LPI (70%) |  |  |  |

|  |  |  |  |
| --- | --- | --- | --- |
| **Defects Injected** | **Plan** | **Actual** | **Actual %** |
| Strategy and planning | 5 | 5 |  |
| Requirements | 4 | 4 |  |
| System test plan | 2 | 1 |  |
| Requirements inspection | 0 | 10 |  |
| High-level design | 5 | 9 |  |
| Integration test plan | 7 | 1 |  |
| High-level design inspection | 0 | 2 |  |
| Detailed design | 3 | 2 |  |
| Detailed design review | 0 | 0 |  |
| Test development | 5 | 1 |  |
| Detailed design inspection | 0 | 0 |  |
| Code | 10 | 14 |  |
| Code review | 0 | 0 |  |
| Compile | 0 | 0 |  |
| Code inspection | 0 | 0 |  |
| Unit test | 0 | 0 |  |
| Build and integration | 2 |  |  |
| System test | 0 |  |  |
| Total Development | 43 |  |  |

|  |  |  |  |
| --- | --- | --- | --- |
| **Defects Removed** | **Plan** | **Actual** | **Actual %** |
| Strategy and planning | 0 | 5 |  |
| Requirements | 0 | 3 |  |
| System test plan | 0 | 1 |  |
| Requirements inspection | 10 | 10 |  |
| High-level design | 0 | 9 |  |
| Integration test plan | 0 | 1 |  |
| High-level design inspection | 11 | 2 |  |
| Detailed design | 0 | 3 |  |
| Detailed design review | 4 | 0 |  |
| Test development | 0 | 1 |  |
| Detailed design inspection | 4 | 0 |  |
| Code | 0 | 16 |  |
| Code review | 6 | 0 |  |
| Compile | 4 | 0 |  |
| Code inspection | 1 | 0 |  |
| Unit test | 1 | 0 |  |
| Build and integration | 0 |  |  |
| System test | 2 |  |  |
| Total Development | 43 |  |  |